Fast and scalable computation of the forward and inverse discrete periodic radon transform

Cesar Carranza, Daniel Llamocca, Marios S. Pattichis

Producción científica: Contribución a una revistaArtículorevisión exhaustiva

14 Citas (Scopus)

Resumen

The discrete periodic radon transform (DPRT) has extensively been used in applications that involve image reconstructions from projections. Beyond classic applications, the DPRT can also be used to compute fast convolutions that avoids the use of floating-point arithmetic associated with the use of the fast Fourier transform. Unfortunately, the use of the DPRT has been limited by the need to compute a large number of additions and the need for a large number of memory accesses. This paper introduces a fast and scalable approach for computing the forward and inverse DPRT that is based on the use of: 1) a parallel array of fixed-point adder trees; 2) circular shift registers to remove the need for accessing external memory components when selecting the input data for the adder trees; 3) an image block-based approach to DPRT computation that can fit the proposed architecture to available resources; and 4) fast transpositions that are computed in one or a few clock cycles that do not depend on the size of the input image. As a result, for an N x N image (N prime), the proposed approach can compute up to N2 additions per clock cycle. Compared with the previous approaches, the scalable approach provides the fastest known implementations for different amounts of computational resources. For example, for a 251 x 251 image, for approximately 25% fewer flip-flops than required for a systolic implementation, we have that the scalable DPRT is computed 36 times faster. For the fastest case, we introduce optimized architectures that can compute the DPRT and its inverse in just 2N + ⌈log2 N⌉ + 1 and 2N + 3 ⌈log2 N⌉ + B + 2 cycles, respectively, where B is the number of bits used to represent each input pixel. On the other hand, the scalable DPRT approach requires more 1-b additions than for the systolic implementation and provides a tradeoff between speed and additional 1-b additions. All of the proposed DPRT architectures were implemented in VHSIC Hardware Description Language (VHDL) and validated using an Field-Programmable Gate Array (FPGA) implementation.
Idioma originalEspañol
Páginas (desde-hasta)119-133
Número de páginas15
PublicaciónIEEE Transactions on Image Processing
Volumen25
EstadoPublicada - 1 ene. 2016

Citar esto