A scalable architecture for implementing the fast discrete periodic radon transform for prime sized images

Cesar Carranza, Daniel Llamocca, Marios Pattichis

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

The Discrete Periodic Radon Transform (DPRT) has many important applications in image processing that are associated with reconstructing objects from projections (e.g., computed tomography [1]) or image restoration (e.g., [2]). Thus, there is strong interest in the development of fast algorithms and architectures for computing the DPRT. This paper introduces a scalable hardware architecture and associated algorithm for computing the DPRT for prime-sized images. For square images of size N × N, N prime, the DPRT requires N2 (N - 1) additions for calculating image projections along a minimal number of prime directions. The proposed approach can compute the DPRT in [N/2h] N + 2N + h clock cycles, h = 1,..., [log2 N], where h is a scaling factor that is used to control the required hardware resources that are needed to implement the fast DPRT. Compared to previous approaches, a fundamental contribution of the proposed architecture is that it allows effective implementations based on different constraints on the resources.

Original languageEnglish
Title of host publication2014 IEEE International Conference on Image Processing, ICIP 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1208-1212
Number of pages5
ISBN (Electronic)9781479957514
DOIs
StatePublished - 28 Jan 2014

Publication series

Name2014 IEEE International Conference on Image Processing, ICIP 2014

Keywords

  • Discrete Periodic Radon Transform (DPRT)
  • FPGA
  • Parallel Architecture
  • Scalable Architecture
  • VLSI

Fingerprint

Dive into the research topics of 'A scalable architecture for implementing the fast discrete periodic radon transform for prime sized images'. Together they form a unique fingerprint.

Cite this