A highly parallel 4K real-time HEVC fractional motion estimation architecture for FPGA implementation

Jorge Soto Leon, Carlos Silva Cardenas, Ernesto Cristopher Villegas Castillo

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

HEVC is the newest standard developed by the Joint Collaborative Team on Video Coding (JCT-VC), mainly characterized by improving the encoding performance and efficiency in almost 50% of its predecessor, H.264/AVC for the same video quality. HEVC is also characterized for targeting Ultra High Definition (UHD) video streams e.g. 4k and 8k resolutions. These improvements resulted from the enhance of encoding processes complexity, which also brings the necessity of more computational resources for its implementation. One of the hot spots in HEVC Encoding is the Fractional Motion Estimation (FME) process, which significantly improves the video compression efficiency at the expense of 40-60% of encoding time in the ITU-T standard coding software. In order to optimize this processing time and make it suitable for Real-Time UHD Video applications, this work proposes a highly parallel Half and Quarter-Pixel Accurate FME architecture targeting FPGA devices. The architecture was described using VHDL and synthesized for the Altera Cyclone IV, V and Arria II FPGA families. The results established a maximum frequency of 298 MHz being able to process 4K (3840×2160) Video Streaming @38fps.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages708-711
Number of pages4
ISBN (Electronic)9781509061136
DOIs
StatePublished - 2016
Event23rd IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016 - Monte Carlo, Monaco
Duration: 11 Dec 201614 Dec 2016

Publication series

Name2016 IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016

Conference

Conference23rd IEEE International Conference on Electronics, Circuits and Systems, ICECS 2016
Country/TerritoryMonaco
CityMonte Carlo
Period11/12/1614/12/16

Keywords

  • FPGA architecture
  • Fractional Motion Estimation (FME)
  • Half-Pixel
  • High Efficiency Video Coding (HEVC)
  • Quarter-Pixel
  • Real-time Video Streams

Fingerprint

Dive into the research topics of 'A highly parallel 4K real-time HEVC fractional motion estimation architecture for FPGA implementation'. Together they form a unique fingerprint.

Cite this